Claims

We claim:

2

3

4

1

			• •
1	- 1	An electronic structure.	comprising

an internally circuitized substrate having a metallic plane on a first surface of the substrate; and

a redistribution structure having N dielectric layers, N metal planes, and a microvia structure through the N dielectric layers, wherein N is at least 2, wherein dielectric layer 1 is on the first surface of the substrate and on the metallic plane, wherein metal plane J is on dielectric layer J for J = 1, 2, ..., N, wherein dielectric layer I is on dielectric layer I-1 and on metal layer I-1 for I = 2, ..., N, and wherein the microvia structure electrically couples metal plane N to the metallic plane.

- 2. The electronic structure of claim 1, wherein the microvia structure includes N microvias,
- wherein the microvia K passes through dielectric layer K for K = 1, 2, ..., N, wherein metal plane
- N is electrically coupled to microvia N, wherein metal plane J-1 electrically couples microvia J
- 4 to microvia J-1 for J = 2, 3, ..., N, and wherein microvia 1 is electrically coupled to the metallic
- 5 plane.

- 3. The electronic structure of claim 1, wherein the microvia structure includes a microvia that
- 2 passes through the N dielectric layers, wherein the microvia electrically couples metal plane N to
- 3 the metallic plane.
- 4. The electronic structure of claim 1, wherein the microvia structure includes a first microvia,
- wherein the first microvia passes through dielectric layers M through N, wherein M is at least 2,
- wherein N is at least 3, wherein M is less than N, and wherein metal plane N is electrically
- 4 coupled to the first microvia.

electrically coupled to the metallic plane.

- 5. The electronic structure of claim 4, wherein the microvia structure further includes a second microvia that passes through dielectric layers 1 through M-1, wherein metal plane M-1 electrically couples the first microvia to the second microvia, and wherein the second microvia is
- 6. The electronic structure of claim 4, wherein the microvia structure further includes M-1
- 2 second microvias, and wherein the second microvia K passes through dielectric layer K for K =
- 3 1, 2, ..., M-1, wherein the metal plane M-1 electrically couples the first microvia to second
- 4 microvia M-1, wherein if M > 2 then metal plane J-1 electrically couples second microvia J to
- second microvia J-1 for J = 2, 3, ..., M-1, and wherein second microvia 1 is electrically coupled
- 6 to the metallic plane.

- 7. The electronic structure of claim 1, wherein N = 2 or N = 3.
- 8. The electronic structure of claim 1, wherein the N dielectric layers each include a dielectric
- 2 material having a stiffness of at least about 700,000 psi.
- 9. The electronic structure of claim 1, wherein the N dielectric layers each include a dielectric
- 2 material having a glass transition temperature of at least about 150 °C.
 - 10. The electronic structure of claim 1, wherein the N dielectric layers each include a dielectric material having a coefficient of thermal expansion of no more than about 50 ppm/°C.
 - 11. The electronic structure of claim 1, wherein at least one of the metallic plane and the N metal planes includes a signal plane.
- 1 12. The electronic structure of claim 1, wherein at least one of the N metal planes includes a power plane.
- 1 13. The electronic structure of claim 1, wherein at least one of the N metal planes includes a
- 2 ground plane.

The time

- 1 14. The electronic structure of claim 1, wherein the substrate includes a dielectric material
- 2 comprising a polytetrafluoroetheylene (PTFE) having silicon particles therein.
- 1 15. The electronic structure of claim 14, wherein the substrate further includes a ground plane, a
- 2 power plane, and a signal plane, wherein the ground plane, the power plane, and the signal plane
- 3 are each embedded within the dielectric material, and wherein the signal plane is disposed
- 4 between the ground plane and the power plane.
 - 16. The electronic structure of claim 14, wherein the substrate further includes a ground plane,
- first and second power planes, and first and second signal planes, wherein the ground plane, the
 - first and second power planes, and the first and second signal planes are each embedded within
 - the dielectric material, wherein the first signal plane is disposed between the ground plane and
 - the first power plane, and wherein the second signal plane is disposed between the ground plane
 - and the second power plane.
 - 1 17. The electronic structure of claim 1, further comprising an electronic device electrically
 - 2 coupled to the metal plane N by a solder member.
 - 1 18. The electronic structure of claim 17, wherein the electronic device includes a semiconductor
 - 2 chip.

- 1 19. The electronic structure of claim 17, wherein the electronic structure includes at least one
- 2 power plane, and wherein a thickness of the redistribution layer is large enough that a nearest
- distance between the solder member and any power plane of the at least one power plane is not
- 4 less than a predetermined minimum distance value.
- 1 20. The electronic structure of claim 19, wherein the predetermined minimum distance value is
- 2 predetermined by requirements of a given radio frequency application.
 - 21. The electronic structure of claim 1, wherein a plated through hole (PTH) passes through the substrate from the first surface to a second surface of the substrate, and wherein the metallic
- 3 plane is electrically coupled to the PTH.
- 1 22. The electronic structure of claim 21, further comprising a second metallic plane on the
- 2 second surface of the substrate and a second redistribution structure having P second dielectric
 - layers, P second metal planes, and a second microvia structure through the P second dielectric
- 4 layers, wherein P is at least 1, wherein second dielectric layer 1 is on the second surface of the
- 5 substrate and on the second metallic plane, wherein second metal plane J is on second dielectric
- layer J for J = 1, 2, ..., P, wherein if I > 1 then second dielectric layer I is on second dielectric
- layer I-1 and on second metal layer I-1 for I = 2, ..., P, wherein the microvia structure electrically
- 8 couples the second metal plane P to the second metallic plane, and wherein the second metallic
- 9 plane is electrically coupled to the PTH.

- 1 23. The electronic structure of claim 22, wherein P = N.
- 1 24. The electronic structure of claim 22, further comprising an electronic board electrically
- 2 coupled to the second metal plane N by a solder member.
- 1 25. The electronic structure of claim 24, wherein the electronic board includes a circuit card.

^	- 1	.1 1		· ·		1	4 . 4 .		
- 7.	hΑ	method	tor	forming	an	electronic	structure.	comprisi	ng:
~	·	LILLOWIO			COLA	01000001110	,	TULL	

1

2

3

4

5

6

7

8

12

43 44 13

14 11 15

15

providing an internally circuitized substrate having a metallic plane on a first surface of the substrate; and

forming a redistribution structure including forming N dielectric layers, forming N metal planes, and forming a microvia structure through the N dielectric layers such that the microvia structure electrically couples metal plane N to the metallic plane, wherein N is at least 2, and wherein forming the N dielectric layers and the N metal layers includes setting a dummy index J=0 and looping over J as follows:

adding 1 to J;

if J = 1 then forming dielectric layer 1 on the first surface of the substrate and on the metallic plane, else forming dielectric layer J on dielectric layer J-1 and on metal plane J-1;

forming metal plane J on dielectric layer J; and

if J < N then returning to adding 1 to J and continuing the looping, else ending the looping.

- 1 27. The electronic structure of claim 26, wherein forming the microvia structure includes
- 2 forming N microvias, wherein the microvia K passes through dielectric layer K for K = 1, 2, ...,
- 3 N, wherein metal plane N is electrically coupled to microvia N, wherein metal plane J-1
- 4 electrically couples microvia J to microvia J-1 for J = 2, 3, ..., N, and wherein microvia 1 is
- 5 electrically coupled to the metallic plane.

- 1 28. The method of claim 26, wherein forming the microvia structure includes forming a microvia
- 2 that passes through the N dielectric layers, wherein the microvia electrically couples metal plane
- 3 N to the metallic plane.
- 1 29. The method of claim 26, wherein forming the microvia structure includes forming a first
- 2 microvia, wherein the first microvia passes through dielectric layers M through N, wherein M is
- at least 2, wherein N is at least 3, and wherein M is less than N, wherein metal plane N is
- 4 electrically coupled to the first microvia.
 - 30. The method of claim 29, wherein forming the microvia structure further includes forming a second microvia that passes through dielectric layers 1 through M-1, wherein metal plane M-1 electrically couples the first microvia to the second microvia, and wherein the second microvia is electrically coupled to the metallic plane.
- 1 31. The method of claim 29, wherein forming the microvia structure further includes forming M-
- 2 1 second microvias, and wherein the second microvia K passes through dielectric layer K for K =
- 3 1, 2, ..., M-1, wherein the metal plane M-1 electrically couples the first microvia to second
- 4 microvia M-1, wherein if M > 2 then metal plane J-1 electrically couples second microvia J to
- second microvia J-1 for J = 2, 3, ..., M-1, and wherein second microvia 1 is electrically coupled
- 6 to the metallic plane.

- 32. The method of claim 26, wherein N = 2 or N = 3. 1
- 33. The method of claim 26, wherein the N dielectric layers each include a dielectric material 1
- having a stiffness of at least about 700,000 psi. 2
- 34. The method of claim 26, wherein the N dielectric layers each include a dielectric material 1
- having a glass transition temperature of at least about 150 °C. 2
 - 35. The method of claim 26, wherein the N dielectric layers each include a dielectric material
- having a coefficient of thermal expansion of no more than about 50 ppm/°C.
 - 36. The method of claim 26, wherein at least one of the metallic plane and the N metal planes includes a signal plane.
 - 37. The method of claim 26, wherein at least one of the N metal planes includes a power plane. 1
 - 38. The method of claim 26, wherein at least one of the N metal planes includes a ground plane. 1
 - 39. The method of claim 26, wherein the substrate includes a dielectric material comprising a 1
 - polytetrafluoroetheylene (PTFE) having silicon particles therein. 2

ı,g 13 each embedded within the dielectric material, and wherein the signal plane is disposed between

4 the ground plane and the power plane.

3

The first first first day had

- 41. The method of claim 39, wherein the substrate further includes a ground plane, first and 1
- second power planes, and first and second signal planes, wherein the ground plane, the first and 2
- 3 second power planes, and the first and second signal planes are each embedded within the
- dielectric material, wherein the first signal plane is disposed between the ground plane and the
 - first power plane, and wherein the second signal plane is disposed between the ground plane and
 - the second power plane.
 - 42. The method of claim 26, further comprising electrically coupling an electronic device to the metal plane N by a solder member.
 - 1 43. The method of claim 42, wherein the electronic device includes a semiconductor chip.
 - 44. The method of claim 42, wherein the electronic structure includes at least one power plane, 1
 - and further comprising predetermining a minimum distance value, wherein forming the 2
 - 3 redistribution layer includes making a thickness of the redistribution layer large enough that a
 - nearest distance between the solder member and any power plane of the at least one power plane 4

END920000189US1

14	ľø	ļŲ		E į	1.1	I,II	n r mage Ade	,) %E	1,2	[.,i	ű	. I	13
6	5	4	1		3		2	à		1	٠		

- 5 is not less than the predetermined minimum distance value.
- 1 45. The method of claim 44, wherein predetermining a minimum distance value includes
- 2 utilizing requirements of a given radio frequency application.
- 46. The method of claim 26, further comprising forming a plated through hole (PTH) through the
- 2 substrate from the first surface to a second surface of the substrate, and electrically coupling the
- 3 metallic plane to the PTH.
 - 47. The method of claim 46, further comprising forming a second metallic plane on a second
 - surface of the substrate, electrically coupling the second metallic plane to the PTH, and forming
 - a second redistribution structure including forming P second dielectric layers, forming P second
 - metal planes, and forming a second microvia structure through the P second dielectric layers
 - such that the second microvia structure electrically couples the second metal plane P to the
 - second metallic plane, wherein P is at least 1, and wherein forming the P second dielectric layers
- and the P second metal layers includes setting a dummy index L=0 and looping over L as
- 8 follows:
- 9 adding 1 to L;
- if L = 1 then forming second dielectric layer 1 on the second surface of the
- substrate and on the second metallic plane, else if P > 1 then forming second dielectric
- layer L on second dielectric layer L-1 and on second metal plane L-1;

13	forming second metal plane L on second diefective layer L, and
14	if L < P then returning to adding 1 to L and continuing the looping, else ending
15	the looping.
1	48. The method of claim 47, wherein $P = N$.
1	49. The method of claim 47, further comprising electrically coupling an electronic board to the
2	second metal plane N by a solder member.
in the time time time time time time time tim	50. The method of claim 49, wherein the electronic board includes a circuit card.
To don't lim's form then that	